ABSTRACT This paper investigates novel Al
I. INTRODUCTION
The intrinsic advantages of GaN including high electron mobility, wide bandgap, and high breakdown voltage are beneficial to high-speed and high-power device applications. InAlN/GaN heterostructures [1] - [3] providing higher polarization charges, without the drawback of latticestrain, and larger conduction band discontinuity (ΔE C ) than AlGaN/GaN heterostructures [4] , [5] have recently drawn tremendous research efforts. Higher maximum current density, larger breakdown voltage, and higher output power of InAlN/GaN heterostructure field-effect transistors (HFETs) are expected than those in AlGaN/GaN devices. Besides, GaN-based HFETs with metal-oxide-semiconductor gate (MOS-gate) have been intensively studied. Thermionic emissions over the Schottky-gate barrier can be significantly reduced by the wide-gate oxide. The surface-states-induced gate leakages within the gate-drain/source regions can be effectively decreased by the oxide passivation at the same time. Different oxide growth techniques have been studied, including e-beam evaporation [6] , RF sputtering [7] , atomic layer deposition [8] (ALD), plasma-enhanced chemical vapor deposition [9] (PECVD), and metal-organic chemical vapor deposition [10] (MOCVD). Our previous works have successfully devised AlGaN/GaN MOS-HFETs [11] - [15] by using a cost-effective non-vacuum ultrasonic spray pyrolysis deposition (USPD) technique. As compared with other oxidization systems, the USPD technique possesses advantages of high deposition rate, non-vacuum environment at room temperature, and suitability for large area deposition. On the other hand, the accompanying self-heating issues of HFETs under high-power operation need to be resolved carefully. Improved thermal conductivity in AlGaN/GaN high electron mobility transistors (HEMTs) with diamondlike carbon/titanium heat-dissipation layer was studied [16] . Therefore, this work presents for the first time USPD-grown Al 2 O 3 -dielectric In 0.18 Al 0.82 N/AlN/GaN MOS-HFETs with backside metal-trench structure. The In 0.18 Al 0.82 N barrier lattice-matched to the GaN channel was devised to suppress the gate leakage and enhance polarization effect at the same time. Interfacial property was investigated by comparing the Hooge coefficients (α H ), low-frequency noise (1/f ) spectra, capacitance-voltage (C-V) curves, and pulse-IV characteristics. Various device performances were also studied for the present In 0.18 Al 0.82 N/AlN/GaN MOS-HFET design. Fig. 1 shows the schematic device structures of the reference Schottky-gate InAlN/AlN/GaN HFET (sample A) and the present InAlN/AlN/GaN MOS-HFET (sample B) with backside metal-trench structure. Both devices were fabricated at the same time on the identical epitaxial structure grown on a Si substrate by using a low-pressure MOCVD (LP-MOCVD) system. The layer structure includes a nucleation layer, a 1-µm GaN channel, a 0.8-nm AlN layer, and a 9.8-nm In 0.18 Al 0.82 N barrier layer. The TEM photo of the backside metal-trench is also shown in Fig. 1 . The trench depth/area are 3 µm/800 µm 2 . Each device covers two backside trenches. Standard photolithography and lift-off techniques were used for fabrications [17] of both devices. For sample A, mesa etching was performed by using an inductively coupled-plasma reactive ion etcher (ICP-RIE) with mixed etching gases of Ar and Cl 2 at flow rates of 10 sccm and 30 sccm, respectively. The ICP (RIE) power was set at 70 (120) W. Then, the device was annealed at 900 • C for 200 seconds to form the ohmic contact by using the ULVAC MILA-5000 rapid thermal annealing (RTA) system. Finally, Ni (100 nm)/Au (10 nm) metal stacks were evaporated after gate photolithography to form the Schottky-gate of sample A. The same device processing was applied for sample B, except that a 15-nm thick Al 2 O 3 layer was formed after the formation of source/drain electrodes by using USPD. Besides, the trench structure was formed on the backside of the Si substrate by using the ICP-RIE. The trench structure was coated with a 150-nm thick Ni film. The gate dimensions are 1 × 100 µm 2 with a drain-to-source spacing of 7 µm for both samples A-B. Fig. 2 shows the C-V characteristics of the diode structures for samples A-B at 300 K, measured by using a HP 4284A precision LCR meter at 1 MHz. The diode area is 8000 µm 2 . The effective gate capacitance of sample A (B) was measured to be 466 (304) pF. The MOS-gate capacitance of sample B is equivalent to the series connection of the oxide capacitance and depletion capacitance, which was characterized from sample A. The inset of Fig. 2 shows the TEM photo of MOS-gate. The layer thickness of Al 2 O 3 was determined to be 15 nm. Therefore, the oxide capacitance and permittivity (k) of Al 2 O 3 were calculated to be 827 pF and 9, respectively. In additional, it can be seen that the transition voltage of C-V curve of sample B is lower than sample A. It is due to the decreased threshold voltage (V th ) by the MOS-gate design, which will be discussed later. indicates the improved interfacial quality by the oxide passivation. The average interface state density (D it ) was also characterized to be 4 × 10 11 cm −2 ·eV −1 for sample B by using the high/low-frequency capacitance method [18] . Fig. 4 show the low-frequency (1/f ) noise spectra measure by using an Agilent 35670A amplifier and a BTA 9812B spectrum analyzer at 300 K. Sample A (B) was biased at V GS = −1 (-2) V and V DS = 3 V. The Hooge coefficient (α H ) at 100 Hz was extracted to be 3. where I DS,knee is the peak I DS density at the knee point of the I DS -V DS curve at V GS = 2 V and I DS,at VDS=15 V is the I DS density at V DS = 15 V. ΔI DS was determined to be 9.8% (9.2%) for sample B with the trench depth of 3 (1) µm. Both are lower than 10.5% in sample B without backside metal-trench and 15.1% in sample A. This clearly indicates the reduced self-heating phenomenon by the backside metal-trench design. The latter comparison with sample A further indicates that the current collapse due to surface states has been effectively resolved by the oxide passivation, as discussed in Fig. 5 . In sample A the channel electrons were depleted by the negatively-charged surface states on the InAlN barrier. Nevertheless, the channel depletion and virtual gate effects [19] , [20] was reduced by the oxide passivation in sample B. Consequently, sample B has shown higher I DS,max and I DSS0 than sample A. The V th was determined by the extrapolated intercept of √ I DS at the V GSaxis. V th was found to be -4.2 (-5.5) V for sample A (B). V th of sample A is lower than those of AlGaN/GaN HFETs due to large ΔE C of the InAlN/GaN heterostructure. The formed wide-gap gate oxide and high I DS densities have resulted in lower V th of sample B than sample A. Nevertheless, the maximum g m (g m,max ) of 160.2 mS/mm in sample B is lower than 189.5 mS/mm in sample A. The gate modulation was decreased by the increased gate-to-channel separation by the inserted 15-nm thick Al 2 O 3 layer. The gate-voltage (GVS) linearity was defined as the corresponding V GS range where the g m is within 10% decrease from g m,max . Enhanced gate insulation in the MOS-gate structure of sample B is advantageous to high GVS linearity. GVS of sample B was found to be 4 V, which is much higher than 2 V of sample A. Besides, as shown in Fig. 8 , the on/off-current ratio (I on /I off ) is 8.9 × 10 8 (7.4 × 10 4 ) for sample B (A). High I on /I off ratio and about 4-order improvement in sample B are due to the enhanced I DS density and decreased gate leakage by the MOS-gate design. Improved subthreshold swing (SS) of 140 mS/mm was also obtained in sample B, as compared to 244 mV/dec in sample A. Sample B has demonstrated superior improvements of 26% in I DS,max , 17% in I DSS0 , 100% in GVS, 43% in SS, and 4-order improvement in I on /I off . These improvements clearly indicate the promising power switching application for the present InAlN/AlN/GaN MOS-HFET design. Fig. 9(a) shows the two-terminal off-state I GD -V GD characteristics for samples A-B at 300 K; the inset shows the zoom-in forward I GD -V GD characteristics. Two-terminal offstate breakdown voltage (BV GD ) and turn-on voltage (V on ) were determined as their corresponding I GD magnitudes are equal to 1 mA/mm. BV GD determined to be 155.9 (98.5) V at I DS = 1 mA/mm. It can be seen that sample A has also shown good BV GD characteristic. It is due to the large ΔE C in InAlN/AlN/GaN heterostructure. The breakdown performance was further improved in sample B, since the leakage current was significantly decreased by the MOS-gate design. Fig. 10 shows the saturated output power (P out ), power gain (G a ), and power-added efficiency (PAE) characteristics for samples A-B measured at 2.4 GHz and 300 K. P out , G a , and PAE were determined to be 27.9 (21.5) dBm, 20.3 (15.5) dB, and 44.3% (34.8%) for sample B (A). The obtained improvements in GVS linearity, I DS densities, and breakdown voltages are responsible for the enhanced power performance in the present InAlN/AlN/GaN MOS-HFET design. 
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